We present a dynamic programming technique for solving the multiple supply voltage scheduling problem in both non-pipelined and functionally pipelined data-paths. The scheduling problem refers to the assignment of a supply voltage levell to each operation in a data flow graph so as to minimize the average energy consumption for given computation time or throughput constraints or both. The energy model is accurate and accounts for the input pattern dependencies, re-convergent fanout induced dependencies, and the energy cost of level shifters. Experimental results show that using four supply voltage levels on a number of standard benchmarks, an average energy saving of 53% (with a computation time constraint of 1.5 times the critical path delay) can be obtained compared to using one fixed supply voltage level.
Introduction
One driving factor behind the push for low power design is the growing class of personal computing devices as well as wireless communications and imaging systems that demand high-speed computations and complex functionalities with low power consumption. Another driving factor is that excessive power consumption has become a limiting factor in integrating 'more transistors on a single chip. Unless power consumption is dramatically reduced, the resulting heat will limit the feasible packing and speed of VLSI circuits and systems.
Traditionally, behavioral synthesis attempts to minimize the number of resources to perform a task in a given time or minimize the execution time for a given set of resources.
It is necessary to develop behavioral synthesis techniques that target lower power dissipation in the circuit. The most effective way to reduce power consumption is to lower the supply voltage level for a circuit. Reducing the supply voltage however increases the circuit delay. Chandraskan et. al. [ChPo92] compensate for the increased delay by shortening critical paths in the data-path using behavioral transformations such as parallelization or pipelining. 'The resulting circuit consumes lower average power while meeting the global throughput constraint at the cost of increased circuit area.
More recently, the use of multiple supply voltages on the chip is becoming common place. This has the advantage of allowing modules on the critical paths to use the highest voltage level (thus meeting the required timing constraints) whiile allowing modules on non-critical paths to use lower voltages (thus reducing the energy consumption). This scheme tends to result in smaller area overhead compared to paritllel architectures. For this scheme to work, we will however need to insert level-shifters between connected modules that. operate at different supply voltage levels. The area and energy costs of these level shifters must be taken into account when comparing a multiple-supply voltage design with that of a fixed-supply voltage design.
In this context, an important problem is to assign a supply voltage level (selected from a finite and known number of supply voltage levels) to each operation in a data %ow graph (:DFG) and schedule various operations so as to minimize the energy consumption under given timing constraints (i.e., total computation time for non-pipelined designs or thrcughput constraint for pipelined designs). This problem was tackled in [RaSa95] where the authors proposed a multiple supply voltage scheduling approach for minimizing the power consumption while meeting the computation time constraint. The authors assume that they are given delay vs. supply voltage curves for all modules in the design library and propose a an iterative improvement algorithm for solving the problem. The approach is optimal for general directed acyclic graphs. However, the authors make a number of simplifying assumptions (e.g., identical delay vs. supply voltage curves for all modules in the circuit; the assumption that the difference of squares of the consecutive voltages on the delay vs. voltage curve is fixed; the indepen(dence of energy consumption of a module from data activity at its inputs). These assumptions enable the authors to reduce the problem of M i n CiEmodales E, under given computation time constraint where Ei is the energy consumption of module i to M a x xlEmodcles di where di is the delay of module i for the corresponding voltage assignment. Relaxing the assumptions mentioned above makes the algorithm proposed in [RaSa95] suboptimal.
Usami and Horowitz [UsHo95] proposed a technique to reduce the energy consumption in a circuit by making use of two supply voltage levels. The idea is to operate gates on the critical paths at the higher voltage level and the ones on the non-critical path at the lower voltage level. In ISLPED 1996 Monterey CA USA 0-7803-357 1-8/96/$5 .W1996 this manner, the energy consumption is minimized without affecting the circuit speed.
In this paper, we tackle the problem in its general form. We will show that the multiple-voltage scheduling problem is NP-hard even when only two points exist on the energydelay curve for each module (these curves may be different from one module to another), and then propose a dynamic programming approach for solving the problem. This algorithm which has pseudo-polynomial complexity produces optimal results for trees, but is not optimal for general directed acyclic graphs. We will show that energy minimization given the total computation time or throughput constraints is equivalent to minimizing the average power dissipation. The dynamic programming technique is then generalized to handle functionally pipelined designs. This is the first time that use of multiple supply voltages in a functionally pipelined design is considered. We will present a novel revolving schedule for handling these designs.
The paper is organized as follows. In Section 2, we summarize related work for discrete gate sizing (also known as the circuit implementation) problem which is closely related to the multiple-supply voltage scheduling problem addressed here. In Section 3, we describe timing and energy consumption models €or non-pipelined designs. In Section 4, we present a dynamic programming approach for solving the multiple-voltage scheduling problem for the tree-like DFG's and then for general DFG's. In Section 5, we extend the approach to functionally pipelined designs. Experimental results and concluding remarks are provided in Sections 6 and 7.
Related Problems
Multiple-voltage scheduling problem as described above is closely related to the circuit implementation problem as defined in [LiLi92] . The problem is to minimize the total gate area in a circuit by selecting a gate implementation for each circuit node while meeting a timing constraint. It was shown in [LiLi92] that even under a fanout (load) independent delay model, with two implementations per circuit node, equal signal arrival times at inputs, and tree-like circuit structure, the problem of finding a solution where tree area 5 cy and signal arrival time 5 p is NP-complete.
Multiple-voltage scheduling problem for low power is therefore NP-hard (Proof is by restriction [GaJo79] .).
Another similar problem is that of delay constrained technology mapping [ToMoSO] [ChPe92] [TsPe94] . Our method for solving multiple voltage scheduling is similar to the method used in delay constrained technology mapping [ChPe92] [TsPe94] . In these works, the authors try to cover a subject graph by a library of pattern graphs with the goal of minimizing a.rea/power while satisfying given timing constraints. The approach consists of two steps: First, the delay functions (which capture arrival time-energy trade-offs) are generated at all nodes of the circuit using a post-order traversal. In the second step, a pre-order traversal is performed t o determine the gate mapping of each node based on the user-specified required times at the circuit outputs. Each multi-cycle operation starts its execution on the boundary of a c-step, but it may finish its execution within a c-step. Let t f be the starting time of operation i, ai the output arrival tame of operation i, d, the execution time (delay) of operation i, t, the length of a c-step, then we have the following:
where operation j is a predecessor of operation i in the DFG.
The energy dissipation model
We assume that the dynamic energy dissipation in a functional unit is given by a simple equation as follows:
where V , is the supply voltage of functional unit FUi, Ci is the physical capacitance of the functional unit FUi, and is the average switching activity at the inputs of FUi. Ci is calculated for each functional unit using circuit or gate level simulation [Deng94] [BuNa93] and curve fitting.
Obviously Ci depends on the module type, input data width, technology and logic style used and internal module structure. Equation ( 1) is the basis of many macromodeling techniques for energy estimation and has been used in the works of [PoChSl] [SvLi94] [MeRa94] . Power estimation accuracies of 10-15% have been reported for this model (A more accurate power macro-model is presented in [LaRa94] .).
To be more precise, we present some results for the set of data-path modules used in our library which are implemented in a 1 , U technology (cf. Table 1 , where E,,t and Eest denote the actual and estimated energy, respectively and M n denote Mux of bitwidth=n.). Here the first column gives the functional unit name, the second column gives the actual energy dissipation obtained by gate-level simulation (using 10,000 random input vectors), the third column gives the C parameter obtained by curve-fitting, the fourth column gives the average switching activity per input line of the module and finally the last column gives the estimated energy dissipation obtained from equation ( 1). V= 5 volts and C is in units of p F . This table shows that equation ( 1) provides energy estimations for the modules in our library which are an average 9-10% in error (compared to Eactuai).
With this macro-modeling, we can calculate the energy consumption of each module alternative under different supply voltages and switching activity. Note that cyFU is calculated through behavioral simulation of the given DFG using the set of user-specified (application-dependent) input vectors.
Let ELSA be the energy used by level shifter i in the circuit when its input changes once. E L S~ = E L S A t a t i c i
For a well designed level shifter, such as the one taken from [UsHo95] , ELsstatic-i = 0. The energy consumed in a 16-bit level shifter per voltage level transition is given in supply voltage y. Using this table and the switching activity of the level shifters obtained from behavioral simulation, the dknamic energy consumption of the level shifters used in the design can be easily calculated. The propagation delay through a level shifter for typical load value is less than I n s (which makes it negligible compared to the propagation delay through the modules) (cf. Table 3) . From Table 1 , we can also see that the energy consumed in multiplexors is relatively small. The average power is given by:
EFU + ELS power =
Tcomp
where EFU and ELS are the total energy consumption of all modules and all level shifters and Tcomp is the total computation time for one data sample. Tsomp is a userspecified constraint. Therefore, if we minimize (EFU + ELS), we are minimizing the average power dissipation in the circuit. We assume (and enforce) that each module is turned on only when it is performing an operation, and is turned off at all other times.
Trade-off curves
We assume that for each module in the library, the energy vs. delay curve (representing energy-delay trade-offs for all possible supply voltage assignments to the module) is given.
These curves, which are referred as delay curves, are generated and stored in the module library by simulating each module using a pseudo random data sequence. The energy values are however parametrizable with respect to the average data activity a t the inputs of the module (cf. aFU in equation ( 1)). Points on the curve represent various voltage assignment solutions with different trade-offs between the speed and energy.
We only keep non-inferior points on each curve. Point p* is a non-inferior point exactly if there does not exist a point P = (t,e) such that either t 5 t', e < e' or t < t", e 5 e".
The Sicheduling Algorithm
We first describe scheduling of DFGs which are trees. The goal here is to obtain a minimum energy solution that binds the operations in DFG to modules in the library while satisfying a computation time constraint. It is a simple exercise to formulate this problem as an integer linear programming problem (ILP). However, the ILP formulation does not take advantage of the problem structure and is in general very difficult and inefficient to solve. Instead, we use a dynamic programming approach as described next.
First, a post-order traversal is used to determine a set of possible output arrival times at the root (primary output) of the tree. Then a pre-order traversal is performed starting from the root, to recursively determine the specific solution on each node in the tree based on the given computation time constraint. We calculate on each node a delay function (or delay curve) where each point on that curve relates the accumulated energy consumed on the subtree rooted at that node (or operation) and the output arrival time of the node when a certain module (with certain supply voltage level and hence delay) is used to perform that operation. Different module alternatives for the same operation give rise to different points on the delay curve. The accumulated energy is the sum of energy consumed in all modules in that subtree (including the root of that subtree) plus all energy consumed in the necessary level shifters.
The delay function is therefore represented by a set of ordered pairs of real positive number (t, e), where a piecewise linear function e = f ( t ) can be constructed which describes the set of all possible energy-delay trade-off solutions.
A post-order traversal of the tree is performed, where for each node n and for each module alternative at n, a new delay function is produced by appropriately adding the delay functions at the children of node n. Adding must occur in the common region among all delay functions in order to ensure that the resulting merged function reflects feasible matches at the children of n. Note that the energy consumed in level shifters is computed during the post-order traversal by keeping track of the voltages used in the current node and its children (using Table 2 and switching activity information). The delay function for successive module alternatives at the same node n are then merged by applying a lower-bound merge operation on the corresponding delay functions.
The delay function addition and merging are performed recursively m t i l the root of the tree is reached. The resulting function is saved in the tree at its corresponding node. Thus each node of the tree will have an associated delay function. The set of (arrival-time, energy) pairs corresponding to the composite delay function at the root node defines a set of arrival time-energy trade-offs for the user to choose from.
The user can now use the total computation time constraint Tcoanp on the root of the tree and perform a pre-order traversal to determine the specific point on each curve associated with each node of the tree. The timing constraints of children at the root is computed as Tcomptdelay, where tdelay is the delay of the module alternative of the root that makes the root satisfy arrival time 5 Tcomp and has the minimum energy. This module selection and timing constraint propagation technique is applied recursively at all internal nodes during the pre-order traversal.
Extension to general DFG's with conditional branches can be found in [ChPe96a] .
After scheduling is completed, a module allocation and binding algorithm is applied whose goal is to exploit the possibility for sharing modules among compatible operations. This algorithm uses conventional techniques to detect operation compatibility and mutual exclusiveness of operations (as in parallel branches). The computation time Tcomp of a functionally pipelined data-path is defined as the total time needed to process one data sample. Normally, a functionally pipelined circuit has to meet some throughput and/or computation time constraints.
Suppose we are given N input samples to be processed by a functionally pipelined data-path. Let T,,,, be the computation t i m e and t, be the length of a c-step. Then total t i m e used is equal to (N -1) .L. This technique known as the feasible scheduling deals with single cycle operations and operations that can be chained together in one c-step, but not multi-cycle or multi-frame operations. The idea is to build a resource allocation table where columns correspond to c-steps, and rows correspond to module instances and entry ( i , j ) of the table denotes the assignment of operation(s) to module instance i at cstep j. In functional pipelining, two operations that use the same module are said to be non-overlapping if their life spans (in terms of the c-steps in which they are alive) are not overlapping or that they are mutually exclusive operations in a conditional DFG. The feasible scheduling algorithm [Papa881 is basically a modified list scheduling with two main ingredients: urgency priority and allocation table. Forward/backward urgency of an operation is the longest path delay from an operation to the primary outputs/inputs. The main flow of list scheduling is preserved while the urgency priority is used to sort the list of operations and the resource allocation table is used to check for resource conflicts.
Handling multi-frame operations
Our goal is to obtain a minimum energy functionally pipelined data-path realization while meeting the global throughput constraint (which is described by two parameters t, and L). Suppose Fig. 1 shows the revolving schedule of operation A on modules M A l , MA2 and MA3 when the module delay = 7t, and pipeline latency, L = 3(t,). Note that Ai is the execution of operation A in pipeline initiation i, and c-step 1 = time steps {1,4,7,. . .}, c-step 2 = time steps {2,5,8, can be found in z! . . . }.
Example in
The following results hold (Proofs.
[ChPeSGa]). 3) Operation delay k . t, < L . t,. We use one module per operation, however, the module may be shared with other operations. It is difficult to account for the possibility of module sharing during dynamic programming as at any point during the post-order tree traversal we have only partial information about the operations that have been assigned to modules and cannot modify the dynamic programming cost function to reflect the sharing potential. We relegate the sharing issue t o a post-processing phase where the scheduling solution obtained by dynamic programming approach is further modified to increase module sharing (thus reducing area cost of the design). We estimate the switching activity at the inputs of a module during the dynamic programming phase assuming that the module is not shared.
Module sharing after scheduling
Our goal is to minimize the resources after the scheduling has been done. The problem can be formulated as a minimal coloring of a circular arc graph [Golu80] i.e. the Lth c-step in the current frame should come before the first c-step of next frame). The exact solution is obtained by the algorithm proposed in [Stokgl] which solves the register allocation problem in cyclic data flow graphs by using a multi-commodity flow formulation. Instead, we have adopted a less expensive heuristic for doing module sharing as described in [ChPe96a] .
Experimental Results
We use the module library with voltage, energy, and delay as specified :in Our experimental results are shown in Table 4 . E' and E* are the average energy obtained when libraries contain modules running at {5V} and {5V, 3.3V, 2.4V, 1.5V}, respectively. Column corresponding to % is the percentage of energy consumed in level shifters over the total energy. Resules show that although the power consumed in level shifters is not negligible, it is not large either. Note that we can delete level shifters for step-down voltage conversions as described in [UsHo95] . In our experiments, however we inserted the level shifters for both step-up and step-down conversions.
In Table 4 ., jcorresponds to the critical path delay of the DFG and t, = 30 ns. This table shows that an average energy savings of 5.83%, 53.46% and 69.53% is achieved when using 4 supply voltage levels with total computation time (Tcomp) set to Toit (the longest path delay in the DFG), 1.5TC,it and 2T,,;t.
Energy saving for the case of Tcomp = Tcrit is very much circuit-dependent. For the AR filter circuit, < ratio is as low as 0..82 while for the FDCT circuit, tfis ratio is 1. Energy saving potential increases substantially when Tcomp > TcTit. For example, $ ratio for Tcomp = 2Tc,,t goes down t,o 0.28 and 0.29 for the AR filter and F D C T circuits, respectively. lower average energy at any throughput constraint by using appropriate tc and L. Longer computation time constraint will result in a solution that uses lower voltages and thereby lower average energy. However, this causes more operations
In the functionally pipelined case, we can easily achieve to become multi-cycle or multi-frame operations which will increase the number of modules used to achieve the same throughput constraint. Thus the computation time constraint indirectly controls the chip area.
For the same computation time constraint, using smaller t, results in lower energy (but not power) dissipation compared t o using larger t,. The reason is that the multi-cycle operations start at the boundary of time steps. Using large t, increases the "dead time" (time interval between the end of operation and the beginning of next time step) of a multicycle operation. Larger t , thus tends to require higher voltages to meet the total computation time constraint.
Conclusion
We presented a dynamic programming approach for assigning voltage levels t o t h e modules in non-pipelining and functionally pipelined data-paths. One can reduce the average power consumption by using a single lowered supply voltage. With only a single lower supply voltage, if the computation time constraint is violated, then one has to use pipelining or parallelism on whole or part of the circuit to recover performance. Although this is also one way of trading the chip area for power, the area penalty is much higher.
With a given computation time constraint, when multiple voltages are used, our algorithm will lower the supply voltages of operations which are not on the critical path while keeping the supply voltages of operations on the critical path at a maximum. The computation time constraint is thus achieved at lower area overhead.
